


---

# (Atomistic) Challenges in Predictive Process Simulation

Jarek Dąbrowski

IHP, Im Technologiepark 25, 15236 Frankfurt(Oder), Germany



(Figure from Asen Asenov's lecture, ChiPPS'2000)



## SUBJECTS

---

- **Technologies:**

Mainstream technology is CMOS

Other (III-V, SiC...) not covered here

- **Main issues:**

Dopant profile

Life time of transistors

Gate oxide material


CONTEXT: Miniaturization and power consumption

## AGENDA


---

- **Introduction to CMOS**  
MOS transistor and its key parameters  
CMOS technology  
The Roadmap: how CMOS will evolve
- **Atoms in front-end process simulation**  
Granular distribution of charges  
Mechanism of dopant segregation (FHImd example)
- **Atoms in reliability simulation**  
Gate leakage and predictions of MOS life time  
Mechanism of  $\text{SiO}_2$  breakdown (FHImd example)
- **Atoms in new materials for CMOS**  
High-K dielectrics for gate oxides  
TMO/Si(001) and REO/Si(001) interfaces (FHImd example)
- **Summary and conclusions**

## MOS TRANSISTOR: WORKING PRINCIPLE




## MOS TRANSISTOR: 130 nm node



**Each technology generation has the same relative dimensions**

# CMOS (COMPLEMENTARY MOS) PROCESS



Si crystals are grown and cut into wafers

## FRONT END: make the device

implantation; gate stack formation (oxide + polySi)

- Process simulation: implantation & diffusion
- Reliability: gate oxide degradation
- Materials: deposition and properties of dielectrics

## BACK END: connect devices into circuits/chips

silicidation; IL dielectric and metal deposition

- Reliability: electromigration in stressed polymetal

Break into separate chips, add pins, seal, sell

# CMOS MATERIALS

---

- **Substrate**

Silicon, because it's cheap and it works  
Si(001), because they know how to handle it

- **Front end (active device)**

Donors: P, As, maybe Sb

Acceptors: B, maybe In

Gate oxide: SiO<sub>2</sub> (nitridized), soon high-K (unspecified)

Gate: poly-Si, maybe poly-SiGe, metal stack for high-K

- **Back end (interconnects)**

Contacts: TiSi<sub>2</sub>, CoSi<sub>2</sub>, WSi<sub>2</sub> (gate)

Interconnects: Al:Cu, Cu

Interlevel insulator: SiO<sub>2</sub> doped with F, H, or/and C

Diffusion barriers / etch stops: TiN, WN



- **Thermal budget**

Materials and structures must survive high temperatures:

Front-end processing: some seconds around 1000°C (RTA)

Back-end processing: stays below 600°C


## SHRINKING DIMENSIONS



[1] International Technology Roadmap for Semiconductors (2000 update), <http://public.itrs.net>

## SPEEDING ON THE ROAD

### ITRS Roadmap Acceleration Continues... (Including MPU/ASIC "Physical Gate Length" Proposal)



## CONSEQUENCES OF MINIATURIZATION

---

- **Dopant activation: concentrations above solubility**  
How to achieve maximum concentration?  
NEEDED: understanding of the activation process
- **Dopant profile formation: short annealing times**  
How to simulate nonequilibrium processes?  
NEEDED: Atomistic reaction paths
- **Statistics of dopant distribution: few dopants in channel**  
How to compute statistical variations of transistor parameters?  
NEEDED: Interaction of dopants on atomistic level
- **SiO<sub>2</sub> gate dielectric: few atomic layers only**  
Does high leakage current kill the oxide?  
NEEDED: Mechanism of oxide breakdown
- **SiO<sub>2</sub> gate dielectric: t<sub>ox</sub> cannot be reduced below ~2nm**  
Suitable replacement needed (TM or RE oxide)  
NEEDED: General understanding of high-K dielectrics

## PROCESS SIMULATION: DOPING PROFILES

---

- Old thinking: continuous distribution of charges  
Detailed atomistic mechanisms needed occasionally  
Good if dimensions are larger than about 100 nm
- New thinking: granular distribution of charges  
Detailed atomistic mechanisms will be needed  
Necessary if dimensions smaller than about 50 nm
- Agenda  
Effects of granularity on transistor parameters [1]  
Mechanism of dopant segregation [2]

---



[1] A. Asenov, in “Challenges in Predictive Process Simulation”, Springer (to be published)

[2] J. Dąbrowski, V. Zavodinsky, R. Baierle, M. J. Caldas, in preparation

## **FLUCTUATION OF MOSFET PARAMETERS**



- 50nm × 50nm transistors: “identical” devices are very different




---

A. Asenov, in “Challenges in Predictive Process Simulation”, Springer (to be published)


## HOW ATOMS CHANGE THRESHOLD VOLTAGE



50 nm x 50 nm transistors, 170 dopant atoms



$$V_{th} = 0.56 \text{ V}$$





$$V_{th} = 0.78 \text{ V}$$


---

A. Asenov, in “Challenges in Predictive Process Simulation”, Springer (to be published)


## SEGREGATION: DOPANT STATISTICS UNDER OXIDE




## HOW AND WHY DOPANTS SEGREGATE?



**Substitution at DB sites**  
 $\sim 10^{12} \text{ cm}^{-2}$  traps available




**Pairing of donors**  
 Efficient above  $C_P \sim 10^{19} \text{ cm}^{-3}$



J. Dąbrowski, H.-J. Müsing, R. Baierle, M. J. Caldas, V. Zavodinsky, JVSTB 18, 2160 (2000)



## THE DOMINANT MECHANISM

- Most of the segregation is due to imperfect oxidation




- Now we have:  
Atomic-scale description of the segregation process  
Boundary conditions for simulation of dopant distribution
- Valid for all concentrations of donor atoms

## DIFFUSION OF DANGLING BONDS




## DOSE LOSS AND P CONCENTRATION



## DOPANT PROFILES: SUMMARY


- “Decanano” regime:  
Charge granularity counts  
Atomistic simulators exist [1]  
Microscopic data incomplete
- Example 1: MOSFET parameter fluctuations, 50nm x 50nm device  
Drain current fluctuations reach 200%  
Threshold voltage fluctuations reach 10%  
Consequences: Non-uniform leakage, local failures, power loss
- Example 2: Dopant segregation to  $\text{SiO}_2/\text{Si}(001)$  interfaces  
Most of segregation due to imperfect oxidation  
Surface steps are natural segregation sites  
Consequence: Dopant distribution affected by local roughness  
Remark: Dangling bonds are quite mobile in  $\text{SiO}_2$



[1] M. Jaraiz et al, “DADOS simulator”, Mat. Res. Soc. Symp. Proc. 532 (1998) p.43


## ***RELIABILITY: HOW LONG CAN AN OXIDE WORK?***

- Leakage changes exponentially with  $t_{ox}$   
**Supply voltage cannot be too low**  
**Electrons create damage in  $\text{SiO}_2$**   
**Is this a problem or not?**
- Reliability predictions  
**In 10 years, only 100 parts in a million may fail**  
**Life time cannot be measured under MOSFET working conditions!**  
**Measurement: test oxides are electrically overstressed**  
**Extrapolations over orders of magnitude must be done**  
**Breakdown models needed, the existing ones are uncertain**
- Example:  
**Contemporary predictions of reliability**  
**SILC concept**  
**Breakdown mechanism**  
**Which defects may be responsible? (FHImd, [1])**




## RELIABILITY OF GATE DIELECTRICS

- State-of-the-art  $\text{SiO}_2$  gate oxides may fail too early...




[1] Stathis and DiMaria, 1998 IEDM Technical Digest, p. 167

## STRESS INDUCED LEAKAGE CURRENT




J. Dąbrowski, P. Gaworzecki, T. Guminskaya, A. Huber, in preparation

## MECHANISM OF OXIDE BREAKDOWN




## CAN DAMAGE PROCEED IN THIS WAY?




**Step 0: SiH bond, neutral**

$E_A$




**Step 1: released H builds OH, DB<sup>+</sup>**

$E_A + 2.6 \text{ eV}$



**Step 1\*: as 1, but DB neutral**

$E_B$



**Step 2: released O builds O-O**

$E_B + 3.6 \text{ eV}$

## RELIABILITY: SUMMARY

- Gate leakage increases exponentially with decreasing  $t_{ox}$   
New CMOS generations may suffer from reliability problems [1]
- Reliability is difficult to predict  
Physical models of dielectric breakdown are needed [2]
- Example: Microscopic sequence of breakdown process [3]  
SILC measurements and FHImd calculations  
Hydrogen + current + high electric field = mixing of Si and  $\text{SiO}_2$ :
  1. AHI activates hydrogen to  $\text{Si-H}^+$
  2. tunneling electron +  $\text{Si-H}^+ = \text{Si-OH} + \text{Si}_{\text{DB}}$  (TAT)
  3. AHI activates OH to  $\text{Si-OH}^+$
  4. tunneling electron +  $\text{Si-Si-OH}^+ = \text{Si-H} + \text{O-O}$
  5.  $\text{Si}_{\text{DB}}$  recombine, forming Si-Si paths for current (or TAT)
  6.  $\text{O}^-$  diffuses into the anode and oxidizes the substrate**CONCLUSION:** Reduce  $\text{Si}_{\text{DB}}/\text{O}^-$  mobility = increase oxide lifetime

[1] J. H. Stathis, Proc. IEEE 39'th Annual Internat. Reliability Phys. Symp, p. 132 (2001)

[2] International Technology Roadmap for Semiconductors (2000 update), <http://public.itrs.net>


[3] J. Dąbrowski, P. Gaworzewski, T. Guminśkaya, A. Huber, in preparation

## ***NEW MATERIAL: ALTERNATIVE GATE DIELECTRIC***

- **$\text{SiO}_2/\text{Si}_3\text{N}_4$  phased out around year 2005**  
**Growing reliability problems**  
**Unacceptable leakage**  
 **$\text{SiO}_2$  interface layer tolerated till year 2014**

- **Solution?**  
**Design rules  $\Rightarrow C_{ox} \Rightarrow (\text{film thickness}) \sim (\text{dielectric constant } K)$**   
 **$\text{SiO}_2$  has  $K \sim 4$**   
**Gate dielectric with  $20 < K < 40$  is optimal**  
**Leading candidates: TM and RE oxides (ionic compounds)**

- **Requirements:**  
**Thermal stability (must survive some secs at  $900^\circ\text{C}$ )**  
**Good growth on Si(001); CVD strongly preferred**  
**No strange chemistry!**  
**Reasonably etchable, insoluble in water**  
**Band offsets sufficient to block leakage**  
**Interface state density comparable to  $\text{SiO}_2/\text{Si}(001)$**






## **HIGH-K MATERIALS AND AB INITIO CALCULATIONS**

- **Ab initio studies are expected to:**  
Provide insight needed in design of deposition techniques  
Give early warning about reliability problems
- **Several groups are active**  
Motorola, Phoenix, AZ  
Stanford University, Stanford, CA  
IHP, Frankfurt(Oder), DE
- **Example: Hf and Pr oxides on Si(001) surfaces (FHlmd, [1])**  
Bulk oxides: atomic and electronic structure  
Interfaces to Si(001) and bonding incompatibility


---

[1] J. Dąbrowski, V. Zavodinsky, H.-J. Osten, A. Fissel, in preparation

## TM and RE dioxides: fluorite structure




**Cubic  $MO_2$  ( $M_2O_4$ )**  
 $(M^{+4})_2(O^{-2})_4$



J. Dąbrowski, V. Zavodinsky, A. Fleszar, Microelectronics Reliability 7, 1093 (2001)


# SUBSTRATE RECONSTRUCTION



$\text{Si}(001)$   $3\times 1$  substrate

## BONDING INCOMPATIBILITY


Stoichiometric dioxide surface: ionic, no electrons to share



Si(001) 3x1 surface: covalent, many electrons to share


## DIOXIDES: INTERFACE CHARGE TRANSFER

- Thumb rules for oxygen charge collected from metal atoms:  
The charge is -2 when all O neighbors are metal  
The charge tends to be -1 when one O neighbor is silicon



**Fundamental structure of the interface**


Each interface O collected 1 electron  
Excess electrons forced into CB




**Interface enriched in oxygen**

Some interface O collected 2 electrons  
Excess charge trapped

## Pr OXIDES: CUBIC STRUCTURES




**Cubic  $\text{PrO}_2$  ( $\text{Pr}_2\text{O}_4$ )**  
 $(\text{Pr}^{+4})_2(\text{O}^{-2})_4$




**Cubic  $\text{Pr}_2\text{O}_3$**   
 $(\text{Pr}^{+3})_2(\text{O}^{-2})_3$

# SEQUIOXIDES: INTERFACE CHARGE TRANSFER




**O vacancy at the interface filled**  
**2 electrons in CB**  
**Charge transfer from Pr to O: -4**




**Si dimer oxidized, O<sub>V</sub> in film filled**  
**Energy gap**  
**Charge transfer from Pr to O: -6**


## NITROGEN: INTERFACE DIPOLE CONTROL



**Oxygen at the interface**  
**Strong interface dipole**




**Nitrogen at the interface**  
**Weak interface dipole**



**Silicon**

**Pr<sub>2</sub>O<sub>3</sub>**



**Silicon**


**Pr<sub>2</sub>O<sub>3</sub>**

## HEXAGONAL $\text{Pr}_2\text{O}_3$ : WEAK DIPOLE MOMENT


- Thumb rules for oxygen charge collected from metal atoms:

$\text{O}^{-2}$  when all neighbors are Pr

$\text{O}^{-1}$  when one neighbor is Si





**Bulk dipoles and surface charge**



**Interfacial O can compensate charge loss**

## XPS PEAKS REVEAL THE INTERFACE DIPOLE

- Two different phases observed in XRD:  
Cubic (red lines)  
Hexagonal (black lines)
- Core level peaks of Pr and O shift from hexagonal to cubic  
Shift in the same direction  
Shift by the same amount  
The shift is consistent with the interface models



## HIGH-K DIELECTRICS: SUMMARY

- Gate leakage increases exponentially with decreasing  $t_{ox}$   
SiO<sub>2</sub> gate oxide phased out by the year 2005 (L=65nm) [1]  
SiO<sub>2</sub> interface layer tolerated till the year 2014 (L=35nm) [1]  
New gate dielectric will have high dielectric constant K (30-40) [1]
- Industry DOES NOT KNOW what high-K material will be used  
Intensive materials science research is needed [1]
  - Dielectric properties of thin films? (K, reliability)
  - Electrical properties of interfaces? (charge traps, band offsets)
  - Interface SiO<sub>2</sub> layer formation?
  - Thermal stability?
- Example: Hf and Pr oxides on Si(001) substrates (FHImd, [2])  
Ionic/covalent interface  $\Rightarrow$  stoichiometric interface is metallic  
Composition changes  $\Rightarrow$  dipole changes  $\Rightarrow$  band offsets changes  
Understanding the interface allows process control (in-situ XPS)

[1] International Technology Roadmap for Semiconductors (2000 update), <http://public.itrs.net>

[2] J. Dąbrowski, V. Zavodinsky, H.-J. Osten, A. Fissel, in preparation

## SUMMARY AND OUTLOOK

- **Ab initio studies may contribute to CMOS miniaturization efforts**  
Atomistic FEOL process simulator with ab initio input already works
- **We considered three groups of examples:**
  1. **FEOL process simulation**  
Charge granularity strongly affects MOSFET parameters (50 nm)  
FHImd example: Donor segregation to SiO<sub>2</sub>/Si(001) interfaces
  2. **Oxide reliability predictions**  
Breakdown mechanism needed for reasonable predictions  
FHImd example: Microscopic sequence of breakdown process
  3. **New material will soon replace SiO<sub>2</sub> as gate oxide**  
Intensive materials science research is needed  
FHImd example: interfaces between Si(001) and Pr and Hf oxides
- **2000 IRTS on Modelling and Simulation Technology Requirements:**
  - 2000: Model alternate dielectrics, gate oxide reliability
  - 2003: Interface interactions, extended defects, dislocations
  - 2003: Reliability of interconnects (stress, electromigration)
  - 2008: Mestastable activation, doping from solid sources
  - 2008: Ab initio simulation of deposited material properties
  - 2011: Computer engineered materials and process recipes



## CREDITS

R. Baierle	Uni Santa Maria, Brasil; ab initio
E. Bugiel	IHP; TEM measurements
M. Caldas	Uni Sao Paulo, Brasil; ab initio
R. A. Casali	Uni Corrientes, Argentina; ab initio
A. Fissel	IHP; MBE deposition of Pr oxides, XPS
A. Fleszar	Uni Würzburg; GW and ab initio
P. Gaworzewski	IHP; SILC measurements
A. Goryachko	IHP; SIMS measurements
T. Grabola	IHP; Si oxidation
T. Guminskaya	IHP; SILC simulation and measurements
A. Huber	Wacker Siltronic; Si oxidation
K. Ignatovich	IHP; STM and AES measurements
D. Krüger	IHP; SIMS measurements
J.-P. Liu	IHP; MBE deposition of Pr oxides, XPS
H.-J. Müssig	IHP; STM and AES measurements
H.-J. Osten	IHP; MBE deposition of Pr oxides, XPS
P. Zaumsail	IHP; X-ray diffraction
V. Zavodinsky	IHP and IACP Vladivostok, Russia; ab initio

**Calculations done on Cray T3E cluster in Jülich, project hfo06**

**Part of this work was sponsored by the DFG, project DA308**